

**LESSON PLAN**

**NAME OF FACULTY** : Pradeep Singla  
**DISCIPLINE** : ME  
**SEMESTER** : 8th  
**SUBJECT** : Digital Hardware Design  
**LESSON PLAN DURATION** : 15 WEEKS (FROM JANUARY , 2018 TO APRIL, 2018)  
**WORK LOAD (LECTURE/PRACTICAL)PER WEEK (IN HOURS) :4 LECTURE, 1 Tutorial**

WEEK	THEORY	
	Lectrue Day	Topic (Including Assignment/Test)
1st	I	Introduction of digital systems & Their importance
	II	Logic gates, K-Map, Boolean Algebra Adders
	III	
	IV	Subtractor
2nd	I	BCD Adder code converters
	II	7-segment display,
	III	Designing using multiplexer, demultiplexer,
	IV	
3rd	I	Decoder, encoder.
	II	Design of two level NAND only and NOR only networks
	III	
	IV	Design of multilevel NAND only NOR gate networks.
4th	I	Flip-flop
	II	
	III	Excitation Table and its problems
	IV	FSM
5th	I	Sequence detector
	II	
	III	Party checker & Detector and different applicator of sequential ckts
	IV	
6th	I	State table state diagram
	II	
	III	Moore & mealy sequential ckt with state diagram
	IV	
7th	I	Reduction of state table using merger graph method & moore method
	II	
	III	computing M/C
	IV	
8th	I	Limitation & capabilities of seq. Ckt
	II	
	III	FSM, Racer
	IV	
9th	I	FSM, Racer
	II	
	III	State table & flow table diagram
	IV	
10th	I	compatibility chart state assignment in Asynchronous ckt
	II	
	III	Iterative networks
	IV	
11th	I	Design of parity checker
	II	
	III	Comparator
	IV	design of pattern detector
12th	I	design of pattern detector
	II	
	III	state machine design with SM charts
	IV	
13th	I	state machine charts
	II	Derivation of SM charts
	III	
	IV	Memories: read only memory
14th	I	Memories: read only memory
	II	ROM applications
	III	Read write memories
	IV	Static RAM
15th	I	Dyanmic RAM
	II	Structure and Timings
	III	
	IV	